Sprinkler: Maximizing Resource Utilization in Many-Chip Solid State
  Disks by Jung, Myoungsoo & Kandemir, Mahmut T.
ar
X
iv
:1
70
5.
04
62
7v
1 
 [c
s.A
R]
  1
2 M
ay
 20
17
Sprinkler: Maximizing Resource Utilization in Many-Chip Solid State Disks
Myoungsoo Jung1 and Mahmut T. Kandemir2
1 Computer Architecture and Memory Systems Laboratory, Yonsei University∗,
2 Department of EECS, The Pennsylvania State University
mj@camelab.org, kandemir@cse.psu.edu
Abstract
Resource utilization is one of the emerging problems
in many-chip SSDs. In this paper, we propose Sprin-
kler, a novel device-level SSD controller, which targets
maximizing resource utilization and achieving high per-
formance without additional NAND flash chips. Specifi-
cally, Sprinkler relaxes parallelism dependency by schedul-
ing I/O requests based on internal resource layout rather
than the order imposed by the device-level queue. In addi-
tion, Sprinkler improves flash-level parallelism and reduces
the number of transactions (i.e., improves transactional-
locality) by over-committing flash memory requests to spe-
cific resources. Our extensive experimental evaluation us-
ing a cycle-accurate large-scale SSD simulation framework
shows that a many-chip SSD equipped with our Sprinkler
provides at least 56.6% shorter latency and 1.8 ˜2.2 times
better throughput than the state-of-the-art SSD controllers.
Further, it improves overall resource utilization by 68.8%
under different I/O request patterns and provides, on aver-
age, 80.2% more flash-level parallelism by reducing half of
the flash memory requests at runtime.
1 Introduction
Flash-based memory cards and embedded SSDs have be-
come the dominant storage technology in mobile devices,
and large-scale SSDs are being rapidly deployed in laptops
and workstations. Further, enterprise, data-intensive and
high performance computing have begun to employ SSDs
through high speed interfaces like PCI Express – data rate
is 16GB/sec –, in an attempt to avoid conventional storage
interface overheads, and exploit the advantages brought by
NAND flash [14, 31, 2, 3].
However, since individual NAND flash device band-
widths are still around 40∼400MB/sec, modern SSDs are
undergoing severe architectural changes. Specifically, hun-
dreds to thousands of NAND flash memory chips are being
interconnected to form a single storage, and multiple I/O
1This paper is published at 20th IEEE International Symposium On
High Performance Computer Architecture and mostly done when he was
at University of Texas at Dallas and Pennsylvania State University. This
material includes new data (regarding garbage collection) and is presented
to ensure timely dissemination of scholarly and technical work.
channels and cores are being integrated with these NAND
flash chips. In parallel, new NAND flash technologies are
being developed to extract the maximum amount of data
access parallelism. A single flash chip consists of multi-
ple dies, each of which accommodating multiple planes.
Thanks to this many-chip architecture, SSDs can easily
scale up and improve their performance by introducing
more internal resources. As expected, performance char-
acteristics of modern SSDs vary based on how well these
hundreds or thousands of flash dies and planes are utilized.
In order to efficiently manage these resources, different ar-
chitectural approaches have been explored [4, 5]. From a
system viewpoint, techniques such as ganging [1] and su-
perblocking [7] split an I/O request into multiple flash mem-
ory requests, and scatter them across different internal SSD
resources. In comparison, at a flash level, [1] and [7] in-
terleave incoming requests across multiple dies and planes.
Various page allocation schemes [16, 36, 13] have also been
investigated, which determine a physical data layout that
can take advantage of internal parallelism [17]. All these
prior proposals parallelize data accesses across abundant in-
ternal SSD resources based on incoming I/O requests, and
can therefore potentially improve SSD performance.
However, we found that, unlike common expectation, the
performance of many-chip SSDs are unfortunately not sig-
nificantly improved as the amount of internal resources in-
creases, which means that employing more and more flash
chips is not a promising solution. In fact, our cycle-level
simulation data reveal that the read bandwidth of a state-
of-the-art many-chip SSD stagnates (Figure 1a), the inter-
nal resource utilization goes sharply down, and the flash
memory-level idleness keeps growing (Figure 1b), as we
increase the number of dies from two to thirty thousands.
We believe that there are two reasons why a many-chip
SSD architecture suffers from utilization related problems
and idleness as the number of chips increases. The first rea-
son is parallelism dependency exhibited by an I/O request
access pattern. Unlike the main memory systems, SSD re-
quest sizes vary from a few bytes to KBs (or MBs), and their
data offsets can vary significantly, which in turn introduces
unbalanced chip utilization and low parallelism at a system
level. For example, some requests do not span across all in-
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Figure 1: Many-chip SSD performance, chip utilization,
and memory-level idleness sensitivity to varying number of
flash chips and data transfer sizes. Each curve corresponds
to a different data transfer size.
ternal resources, and some other requests keep pending due
to chip-level conflicts, which in turn influences the number
of resources that can be allocated at a given time. There-
fore, the degree of internal parallelism that can be enjoyed
depends highly on incoming I/O access patterns, referred
to as parallelism dependency in this work. Another reason
behind the utilization and idleness problems of emerging
many-chip SSDs is low flash-level transactional-locality.
The transactional-locality in this work corresponds to the
ability of the references that form a flash transaction to ex-
hibit high flash-level parallelism. Since multiple dies and
planes are connected to shared voltage drivers and a sin-
gle multiplexed interface, flash-level resources need to be
managed carefully in order to exploit the maximum amount
of parallelism. Specifically, highly parallel data accesses
across internal flash resources can only be achieved when
incoming requests span all of them (spatial) and all types
of request transactions can be identified within a very short
time period like a few cycles (temporal). As a result, low
flash-level transactional-locality may introduce poor data
access concurrency and extra idleness.
In this paper, we propose Sprinkler, a novel device-
level SSD controller, which targets maximizing resource
utilization and achieving high performance without addi-
tional NAND flash chips. Specifically, Sprinkler relaxes
the parallelism dependency by scheduling I/O requests
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Figure 2: A many-chip SSD architecture.
based on internal resource layout rather than the order im-
posed by the device-level queue (which is the current norm
[22, 16, 27, 16]). In addition, Sprinkler improves flash-
level parallelism and reduces the number of transactions
by over-committing flash memory requests to specific in-
ternal resources. To the best of our knowledge, this is the
first paper that suggests to exploit internal resource layout
and over-commit flash memory requests in order to maxi-
mize resource utilization and parallelism, thereby improv-
ing many-chip SSD performance. Our main contributions
can be summarized as follows:
• Resource-driven I/O scheduling. Unlike conventional
SSD controllers which schedule flash memory requests
based on the “order of incoming I/O requests”, Sprin-
kler schedules them based on “available physical flash re-
sources” in a fine-grain, out-of-order fashion. This method,
called Resource-driven I/O Scheduling (RIOS), “decou-
ples” parallelism dependency from the I/O request access
patterns, timings and sizes, improving overall resource uti-
lization by about 68.8% under a wide variety of realistic
workloads.
• Flash memory request over-commitment. In order to
increase flash-level transactional-locality, Sprinkler over-
commits flash memory requests to devices. This Flash-
level parallelism Aware Request Over-commitment (FARO)
maximizes the opportunities for building a flash transaction
at runtime, parallelizing multiple memory requests with re-
spect to the constraints imposed by the underlying flash
technology. FARO provides, on average, 80.2%more flash-
level parallelism and reduces approximately 50% of flash
transactions.
• Reducing idleness in many-chip SSDs. We identify two
different types of idleness in an SSD: inter-chip idleness
and intra-chip idleness. Sprinkler reduces inter-chip and
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Figure 3: The operation of an I/O service routine in a many-chip SSD. In this routine, an I/O request is served by multiple
phases and by different SSD internal resources in a pipelined fashion.
intra-chip idleness by 46.1% and 23.5%, respectively. As
compared to a conventional virtual address based scheduler
[22, 16] and even a state-of-the-art physical address based
scheduler [27, 20], Sprinkler (RIOS and FARO together)
provides at least 1.8 times better system throughput, and
78% lower I/O latency.
2 Many-Chip Solid State Disks
Modern SSDs employ hundreds to thousands of flash
chips by interconnecting multiple I/O channels and con-
trol units in an attempt to fill the performance gap be-
tween high speed interfaces (16GB/sec) and flash medium
(40∼400MB/sec). Figure 2 pictorially illustrates a recent
many-chip SSD architecture by Mavell [35]. In this archi-
tecture, I/O services are dealt with a multi-phase approach
carried out by different internal resources to take advantage
of the overlap between I/O and computation, and exploit
different levels of parallelism.
2.1 System-Level Technologies
Resources. As shown in Figure 2, there exist four main
shared resources:
1) Non-Volatile Memory Host Controller (NVMHC) is a
control logic, responsible for communication between the
host and SSD internal components. Since NVMHC is the
only component that is aware of the host interface proto-
cols related to queueing, handshaking and data packet han-
dling, device-level I/O schedulers are usually implemented
in NVMHC.
2) Core is a microprocessor, which is dedicated to translate
virtual addresses, compatible with host file systems block
addresses, to flash memory physical addresses. To man-
age this address translation, an embedded software module,
called Flash Translation Layer (FTL), is implemented in
the core.
3) Flash Controller builds a flash transaction from multiple
memory requests, and executes it.
4) Channel is a data path between the flash controller and
the flash medium. Multiple flash chips are connected to a
channel like an array and share the same path for data trans-
fer between the SSD internal buffer and the flash chip inter-
nal registers.
I/O Service Routine. As shown in Figure 3, at the begin-
ning of the process of servicing an I/O, NVMHC enqueues
the host request information, called tags, in its own device-
level queue and schedules tags. Once a host I/O request
is chosen to be serviced, NVMHC parses the associated
tag based on the underlying protocol (e.g., NVM Express
[14]). NVMHC then builds a memory request whose data
size is the same as the atomic flash I/O unit size, and ini-
tiates the corresponding data movement between the host
and the SSD. This activity is referred to as memory request
composition. Since, unlike the main memory systems, the
length of an I/O request can vary significantly, ranging from
several bytes to an MB, an I/O request is typically split into
multiple memory requests.
In the next step, NVMHC sends these memory requests
to the core processor in the SSD for further I/O processing.
This memory request commitment needs to be performed in
a timely fashion so that the multiple phases related to queu-
ing, memory request composition and commitment can be
pipelined. FTL translates virtual addresses of the memory
requests coming fromNVMHC into physical addresses, and
scatters them over available flash controllers. Finally, flash
controllers build a flash transaction by coalescing multiple
memory requests. The amount of parallelism exhibited by
a flash transaction varies depending on the transactional-
locality as well as the limitations of the underlying flash
chip technology, as explained below.
System-Level Parallelism (SLP).While serving an I/O re-
quest, many associated memory requests can be scattered
across multiple internal resources. First, after the physical
addresses have been determined by FTL, the corresponding
accesses can be parallelized over multiple flash controllers
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and channels, and this process is called channel stripping.
Further, each flash controller can pipeline a series of I/O
commands, control commands and data movements, asso-
ciated with the transaction acrossmultiple flash chips within
a channel, and this process is referred to as channel pipelin-
ing. Even though channel stripping and channel pipelin-
ing aim to improve internal parallelism, the amount of SLP
brought by them depends highly on the incoming I/O ac-
cess pattern. As shown in Figure 1b, poor chip utilization,
caused mainly by parallelism dependency, is one of main
reasons for performance stagnation on emerging many-chip
SSDs.
2.2 Flash-Level Technologies
Resources. State-of-the-art SSDs also employ the follow-
ing flash-level technologies:
1) Flash Chip consists of multiple dies and planes, and ex-
poses them through a small number of I/O (e.g., 8 ˜16) pins
and a CE (chip enable) pin to the system-level resources.
This flash interface reduces the I/O connection complex-
ity and communication noise, but it also introduces a set of
command sequences and data movements for handing flash
transactions.
2) Die is a memory island, connected to a single multi-
plexed bus fibre through the flash interface and the CE. Note
that the memory cells in different dies can operate indepen-
dently.
3) Plane is the memory array in a die, sharing the word-
line and voltage drivers for accessing specific flash memory
cells.
Flash-Level Parallelism (FLP). Even though multiple dies
are squeezed into a single flash interface, a set of bus ac-
tivities for a transaction (e.g, flash command, data move-
ment, control signals) can be interlaced, and the multiple
dies can independently work without any circuit-level mod-
ification. Consequently, multiple memory requests can be
interleaved across dies via die interleaving, which in turn
improves chip throughput and response time for a transac-
tion n times, where n is the number of flash dies. Plane
sharing activates multiple planes in a die through the shared
wordline access, thereby improving throughput bym times,
m being the number of planes. Lastly, die interleaving and
plane sharing can be combined, which can improve transac-
tion performance by approximately n ∗m times.
Flash Transaction and Parallelism Dependency. Unlike
DRAM, NAND flashes have an wide spectrum of opera-
tion sets, commands and execution sequences – most flash
memory vendors at least offer ten flash operations, each of
which typically has a different execution sequence. In this
context, a flash transaction is a series activities that the flash
controller has to manage in executing a flash operation. It is
composed of a set of commands (i.e., flash, control, delim-
iter commands), data movements (i.e., contents, addresses,
status information). In addition, during the execution stage,
all memory requests in the transaction are required to follow
an appropriate timing sequence that flash makers define, and
each flash transaction has its own timing sequence. There-
fore, as shown in the handling transactions part of Figure 3,
the type of a transaction should be decided within a short
period of time before entering the execution sequence. Due
to this, the parallelism of each transaction potentially has a
dependency on I/O access pattern, length and arrival timing
of incoming memory requests, which makes it difficult to
achieve high levels of FLP. We refer to this as “parallelism
dependency” and demonstrate specific examples exhibiting
low FLP below.
Challenge. First, in cases where multiple memory requests
arrive at a flash controller in a time interval which is longer
than the transaction type decision time of the controller,
they will be served by separate transactions even though
they could have been serviced, from a flash-level perspec-
tive, as a single transaction. This poor flash-level temporal
transactional-locality can potentially contribute to low FLP.
On the other hand, since only one flash transaction can oc-
cupy the shared interface, bus and flash medium at a time,
once the transaction type is determined and the correspond-
ing memory requests are initiated, other memory requests
heading to the same chip should be stalled until the shared
flash resources are free. Lastly, to take advantage of plane
sharing, addresses of the memory requests in a transaction
should indicate the same page and die offset in the flash
chip, but different block addresses (or plane addresses). As
a result, low flash-level spatial transactional-locality can
also introduce low FLP and high intra-chip idleness.
3 I/O Scheduling in Modern Controllers
The state-of-the-art I/O scheduling schemes in
NVMHCs can be broadly classified as virtually ad-
dress schedulers (VAS) [22, 30, 16] and physically address
schedulers (PAS) [27, 20], in terms of the address type of
memory requests that they operate on. In this section, we
briefly explain these two schedulers and their drawbacks.
Virtually Address Scheduler (VAS). This type of sched-
uler decides the order of I/O requests in the device-level
queue, but builds and commits memory requests relaying
only on the virtual addresses of the I/O requests, provided
by the underlying FTL. Consequently, VAS can suffer from
collisions among I/O requests, which leads to low levels
of SLP and FLP. Figure 4a illustrates this problem1. In
this example, there exist five I/O requests arriving back-to-
back and containing a total of nineteen individual memory
requests. Initially, VAS composes four memory requests
1For all the system-level diagrams (Figures 4a, 5a, and 7), we show
snapshots with respect to the device-level queue (e.g., native command
queue), memory request commitments, and the corresponding physical
layout by following the controller visit order (from left to right). For each
snapshot, an uncolored box on each channel indicates idle chips, and mem-
ory request numbers on the resource layout refer to the memory request
commitment order.
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(b) Flash-level view (VAS service time for chip 4 (C3))
Figure 4: Operation of virtual address scheduler (VAS).
VAS exhibits low resource utilization and long (I/O request)
pending times at the flash level.
belonging to I/O (request) #1 and strips/pipelines across
four different chips (C1∼C4). However, to commit I/O #2
next, VAS has to wait for the completion of the previously-
committed request, which makes five chips (C4∼C8) idle.
The reason behind this inter-chip idleness is the request col-
lisions between I/O #1 and I/O #2 in three different chips
(C0 ˜C2), and VAS schedules the I/Os with no idea about
the underlying physical addresses. Similarly, I/Os #3, #4,
and #5 would be stalled in the queue due to the request colli-
sions with the previously-committed requests, which makes
twenty chips idle.
Figure 4b plots a microscopic view of C3 in this exam-
ple2. Since VAS has no other request commitments at the
beginning of the I/O process, the first transaction is built by
only considering I/O #1. When C3 in serving the flash trans-
action, it makes read/busy signal (R¯B) true, which means
that the chip is not available to serve anything else. Even
though VAS is ready to commit the memory request as-
sociated with I/O #2 as the next step, it has to wait until
R¯B becomes false. Similarly, since VAS has no knowl-
edge about the underlying physical layout, it further com-
mits three memory requests heading to C3 (associated with
3 different I/Os: #2, #4 and #5) in tandem without any
transactional-locality consideration. Consequently, they are
built as four different “flash transactions” at the chip-level
2For all flash-level view diagrams (Figure 4b, 5b, and 8), we show bus
and cell timing diagram associated with each system-level view’s snapshot
(from left to right). To make better comparisons, we also illustrate the cor-
responding I/O request level latency below them. Note that all the sched-
ulers we discuss can only submit a flash transaction during the R¯B=false
periods and have the same type of out-of-order executable device level
queue (NCQ).
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(b) Flash-level view (PAS service time for memory requests)
Figure 5: Operation of physical address scheduler (PAS).
PAS exhibits better resource utilization and higher FLP than
VAS, but it still suffers from parallelism dependency and
low flash-level transactional-locality.
including one stalled time frame introduced by I/O #3. One
can see from this example that we have a large scope for
improving utilization by reducing the number of idle chips,
if VAS could reorder the I/O requests by being aware of
“physical addresses”.
Physically Address Scheduler (PAS). PAS schedules the
I/O requests by being aware of the physical addresses
exposed by a hardware-assisted preprocessor [27] or a
software-based address translation unit [20]. Thanks to this
physical address space exposure, PAS can reorder I/O re-
quests in an attempt to address the request collision prob-
lem and execute flash transactions in an out-of-order fash-
ion. Specifically, from a system-level viewpoint, PAS can
serve multiple I/O requests by grouping them without a ma-
jor memory request collision, which in turn reduces the
number of idle chips and improves SLP. Figure 5a plots this
scheduling scenario. PAS swaps I/O #3 with I/O #2 since
the latter can be simultaneously executed with I/O #1 with-
out any shared resource conflict. Due to the high degree of
SLP at the beginning of the commitment process, the stalled
time frame shown in Figure 4b can be eliminated, and I/Os
#3, #4 and #5 save multiple execution cycles, which impacts
both system latency and throughput. Since this I/O reorder-
ing scheme based on physical addresses can partially relax
parallelism dependency, there are only fifteen idle chips in
order to complete all the I/O requests in the queue, which
corresponds to a 40% reduction in inter-chip idleness com-
pared to VAS (Figure 4a).
However, PAS still has two downsides. First, it com-
poses memory requests and commits them based on “I/O
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Figure 6: Resource utilization and improvement potential
under various workloads. Relaxing parallelism dependency
and achieving high transactional-locality improve resource
utilization by 3x and 2x compared to VAS and PAS, respec-
tively.
request arrival order”, and these arrival patterns can vary (in
terms of length and data offset of I/O requests). Second,
PAS cannot capitalize on flash-level spatial transactional-
locality even if one has lots of enqueued I/O requests, be-
cause it does not take into account the physical layout of un-
derlying resources, chips, and microarchitecture configura-
tions. In addition, memory request commitments performed
by PAS, clueless about flash-level temporal transactional-
locality, can introduce poor FLP and long intra-chip idle-
ness. Figure 5b plots this problem for C3 from a flash level
perspective. PAS serves multiple I/O requests in parallel,
and shortens their latencies as shown in the bottom of the
figure. However, I/O #4 and I/O #5 still need to be stalled
due to the resource collision imposed by the host-level re-
quest information and boundary limit, and therefore, each
memory request is assigned to a different transaction, which
in turn introduces long latencies for I/O #4 and I/O #5. This
example provides two insights. First, the total number of
chips is relatively fewer than the total number of memory
requests coming from different I/O requests, which means
that many flash chips can be activated at any given time if
parallelism dependency could be relaxed. Second, there ex-
ist (at any given period of time) many requests heading to
the same chip but to different internal resources, which im-
plies that multiple memory requests can be built into an FLP
transaction if we could change their commitment order.
Improvement Potential. Strong parallelism dependency
and low flash-level spatial/temporal transactional-locality
introduce poor internal resource utilization that prevents
a many-chip SSD architecture from realizing its potential.
To quantify the potential gains when these two main chal-
lenges are removed, we simulated the same SSD platform
used to collect the data presented in Figure 1, under six-
teen publicly-available workloads [28, 33]. Figure 6 plots
the chip utilization exhibited by a state-of-the-art SSD con-
troller under three different scenarios: 1) A typical scenario
where these two challenges are present, indicated by the
black portion in each bar, 2) An improved scenario where
resource conflicts are addressed; captured by the gray por-
tion in each bar, and 3) A scenario where the parallelism
dependency is fully relaxed and high transactional-locality
is guaranteed, which is indicated by the shaded portion in
each bar. It can be observed from this plot that, internal re-
sources are badly underutilized under the first (typical) sce-
nario. Specifically, we observe an average chip utilization
of 17% for the typical case scenario (VAS) and 24% for the
improved scenario (PAS). However, in cases where the two
challenges mentioned above are eliminated, all observed re-
source utilizations are over 40%, irrespective of the work-
load access pattern. Specifically, relaxing parallelism de-
pendency and achieving high transactional-locality improve
resource utilization by 3x and 2x, respectively, compared to
the typical scenario and improved scenario, and the chip
utilization reaches in this case 55%, on average. Overall,
these results clearly underline the importance of addressing
parallelism dependency and transactional-locality in SSDs.
Next, we present our proposed scheduling strategy that ad-
dresses these challenges.
4 Sprinkler
To maximize resource utilization and reduce idleness,
we propose Sprinkler, which is a novel scheduling strat-
egy composed of two components: 1) RIOS and 2) FARO.
Unlike VAS and PAS, which consider the I/O request or-
der in the device-level queue and build memory requests
based on host level information, RIOS schedules and builds
memory requests based on the “internal resource layout” to
fully relax the parallelism dependency. The relaxed paral-
lelism dependency through RIOS leads to the activation of
as many system-level and flash-level resources as possible
with minimal impact of the length and data offset of the
incoming I/O requests. Further, FARO over-commits flash
memory requests with the goal of achieving high temporal
and spatial transactional-locality, which can in turn signifi-
cantly improve FLP and reduce intra-chip idleness. Specif-
ically, FARO supplies many memory requests to the under-
lying flash controllers, which can increase the opportunities
for building a high-FLP transaction at a chip level. In ad-
dition, the over-committed memory requests by FARO sat-
isfy appropriate timing sequences, bringing higher tempo-
ral transactional-locality as well (more on this later). Due to
this improved transactional-locality, under FARO, all mem-
ory requests targeting toward the same chip but different die
and plane can be incarnated as a “single” flash transaction.
4.1 Resource-Driven I/O Scheduling
One of the insights behind Sprinkler is that the stalled
memory requests in the queue can be immediately served,
if the scheduler could compose the requests beyond the
boundary of host-level I/O requests and commit them re-
gardless of the order of the I/O requests. Motivated by
this, Sprinkler does not consider the I/O request order in the
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Figure 7: Operations of RIOS. Sprinkler executes mem-
ory requests in a fine grain out-of-order fashion through its
resource-driven I/O scheduling (RIOS) strategy. In this ex-
ample, Sprinkler can eliminate one and two more snapshots
(indicated by dashed lines) on the visit order time-line com-
pared to Figures 4a and 5a.
queue and does not build flash transaction based on incom-
ing host information. Instead, it schedules memory requests
based on the physical resource information, composed by
the following three processes. (i) Securing tags without ac-
tual data movement until there is no more room to enqueue
or no further back-to-back I/Os from a host. In this step,
the scheduler identifies the resources targeted by I/Os and
logically categorizes the requests per physical chip without
any memory request composition. (ii) Initiating data move-
ment, composing memory requests and committing them
per flash chip not per I/O, by traversing all flash chips in the
SSD. During this process, the necessary data movements
between the host and the SSD are performed in an out-of-
order fashion. Further, the computation in step i can be
overlapped with the data movement in step ii. (iii) Keep
continuing with step ii until the queue secures an available
room. We refer to this scheduling strategy as resource-
driven I/O scheduling (RIOS), which can be viewed as a
type of fine-grain out-of-order execution strategy. This par-
allelism dependency relaxation allows RIOS maximize the
number of active flash chips at any given time, irrespective
of the I/O access pattern observed.
One potential problem with RIOS is that, if it commits
memory requests by visiting flash chips in an arbitrary fash-
ion, it can introduce undesirable “system level” resource
contention. For instance, if RIOS visits each flash chip
in a channel-first fashion (e.g., C0, C3, C6 in the exam-
ple of Figure 5a), the bus activities of each memory request
such as flash commands, control commands and data move-
ments, require channel bus arbitration, which leads to I/O
serialization to some extent. To avoid this, RIOS visits the
flash chips that have the same offset in each channel, across
different channels. It then increases the chip offset, and
continues to visit the corresponding flash chips for memory
request composition and commitment until all flash chips
in the SSD are visited. This traversal order allows RIOS
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Figure 8: FARO service timing diagram. Four memory re-
quests can be served as a die interleaving with multiplane
transaction [1, 16], which only takes four bus activities and
a cell activity from a system level viewpoint. Note that this
flash transaction composition is not a part of our schedul-
ing method, which means that VAS and PAS could also
achieve this transaction if they could address parallelism de-
pendency and appropriately schedule them by being aware
of the underlying physical resource layout.
scatter memory requests across the system, taking advan-
tage of channel stripping and channel pipelining so that their
computation activities can be overlappedwith I/O, and their
memory requests can be fully parallelized without any ma-
jor resource conflicts.
Figure 7 illustrates how differently RIOS schedules the
five I/Os shown, compared to VAS (Figure 4a) and PAS
(Figure 5a). From the beginning of the I/O scheduling,
RIOS composes six memory requests associated with I/O
#1 and I/O #2, and commits them to C0, C1, and C2, whose
chip offset is zero. While data movements corresponding
to I/O #1 and I/O #2 are being performed, RIOS in paral-
lel composes eight memory requests and commits them to
C3, C4 and C5 by increasing the chip offset. Lastly, RIOS
schedules four memory requests related to I/O #4 and I/O
#5 to the remaining chips, namely, C6, C7 and C8. Since
all these individual steps can be pipelined (they do not have
the same chip offsets), RIOS significantly reduces inter-
chip idleness by relaxing the parallelism dependency and
presents opportunities for building transactions with high
degree of FLP.
4.2 FLP-Aware Memory Request Over-
commitment
The scheduling strategy adopted by NVMHC can as-
sist flash controllers to build high-FLP transactions by be-
ing aware of the underlying flash microarchitecture charac-
teristics. In order to improve the opportunities for build-
ing high-FLP transactions at runtime, Sprinkler also over-
commits memory requests for each chip; this is referred to
as FLP-aware memory request overcommitment (FARO).
The idea behind FARO is that, if the scheduler is able to
early-commit multiple memory requests targeting different
flash internal resources in a chip, it can have more flexibil-
ity in building a flash transaction with high parallelism at
the very beginning of the flash command handling. Moti-
vated by this, our proposed FARO brings as many requests
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as possible to flash controllers as early as possible, allow-
ing them to coalesce multiple memory requests into a single
flash transaction with better flash-level spatial and tempo-
ral transactional-locality. Figure 8 illustrates how much the
over-committed memory requests (by FARO) can shorten
the latencies of different I/O requests, compared to VAS
(Figure 4b) and PAS (Figure 5b). With FARO, four over-
committed memory requests associated with four different
I/Os (#1, #2, #4 and #5) present high transactional-locality
at the time of building a flash transaction, and therefore,
they can be built (using die interleaving and plane sharing
FLP) as a single transaction, which represents the highest
FLP as far as C3 is concerned. Consequently, for the four
memory requests shown, system-level resources experience
only four bus activities and the single flash memory cell ac-
tivity. In this example, FARO saves more than half of the
I/O execution latencies for I/O requests #3, #4, and #5 in
the queue. The number of cycles saved by FARO is shown
in the bottom of the figure.
One potential concern with FARO is that it might in-
crease, in certain cases, the flash-level resource contention
if it over-commits the memory requests without any pref-
erence. To address this potential problem, our implemen-
tation of FARO considers overlap depth and connectivity
among multiple memory requests in an attempt to control
the overcommitment priority dynamically. Overlap depth is
the number of memory requests targeting different planes
and dies in the same flash chip. Connectivity on the other
hand is the maximum number of memory requests that be-
long to the same I/O request. While the overlap depth is a
metric oriented towards improving FLP, the connectivity is
a metric that targets improving I/O latency. Sprinkler gives
the highest priority to the request with the highest overlap
depth. In cases where there exist multiple requests having
the same depth value, FARO over-commits the memory re-
quests that have the highest connectivity among them. This
dynamic priority control employed by FARO alleviates po-
tential resource contention that could be caused by over-
committed memory requests. Figure 9 explains how con-
nectivity and overlap depth are used by FARO. In this ex-
ample, the five I/Os have thirteen memory requests in total.
Especially, the length (the number of memory requests) of
I/O #3 exceeds the total number of chips, which introduces
a connectivity value of more than two in several chips (e.g.,
C1, C2, and C3). There exist twelve memory requests hav-
ing an overlap depth of 4 targeting chips C1, C2, and C3.
Since these memory requests head toward two different dies
and planes, they can be coalesced as a single memory trans-
action (indicated by ‘b’, ‘c’ and ‘d’ in the figure), and FARO
commits them first, instead of the memory requests belong-
ing to I/O #5 or I/O #1. In contrast, the memory requests
heading to C0 can be captured by two transactions, ‘a’ and
‘g’. Since ‘a’ is composed of memory requests related to the
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Figure 9: FLP-Aware Request Overcommitment (FARO).
FARO increases transactional-locality by controlling the
overcommitment priority dynamically. Note that all the
chips (on the chip layout) are involved in I/O executions,
and many of them have transactions consist of multiple
memory requests coming from different I/O requests across
multiple queue entries.
same I/O #3, FARO over-commits memory requests associ-
ated with ‘a’, instead of requests #1 and #5 in an attempt to
improve the latency of I/O #3 as the second option.
4.3 Handling Live Data Migration
One problem with the physical address schedulers im-
plemented in NVMHC is the handling of live data migra-
tions, which is the process of reading valid data pages,
writing them into new locations, and updating the map-
ping information regarding physical addresses. It is crit-
ical to note that live data migrations can change physical
addresses during an I/O service. Depending on the under-
lying flash firmware strategy, the reason why live data mi-
gration is invoked at runtime can be different, but usually
the migration is performed because of, 1) garbage collec-
tion, 2) wear-leveling, or 3) bad block replacement, and the
corresponding migration activities are similar in each case
[18, 12]. To address the migration problem, we introduce
a readdressing callback strategy, which is a conventional
callback routine that updates the physical data layout in-
formation in the upper-level I/O scheduler. Since Sprinkler
exploits the internal resource layout rather than the physi-
cal address of memory requests, our readdressing callback
is invoked only if the live data have been migrated between
different flash internal resources.
4.4 Implementation Details
Algorithm. Algorithm1 describes how our scheduler sprin-
kles memory requests across multiple internal resources.
Sprinkler first identifies the physical layout of the mem-
ory requests in terms of indexes of chip, die and plane. It
keeps queuing the incoming I/O requests and identifying
their physical layouts until there is no parallel I/O request
left or the queue has no more room. In the main scheduling
part, Sprinkler selectively initiates data movements of mem-
ory requests targeting the currently-visited flash chip. In
this step, Sprinkler visits flash chips following the traversal
order explained in Section 4.1. It then checks which mem-
ory request has a high overlap depth and a high connectiv-
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/* Resource-Driven I/O Scheduling (RIOS) */
while queue.full() != true —— host.next request(&tag) != null do
/* queuing incoming I/O requests based on physical
layout */
tuple chip(chip idx, die idx, plane idx) := core.preprocess(tag)
phy layout[chip idx].insert(chip, tag)
/* try to enqueue tags as many as possible */
while host.next request(&tag) = null —— queue.full() = true do
for i :=0 toi/num channel do
/* stripping */
for j :=0 tonum channel do
/* pipelining */
/* computation can be overlapped with
flash I/O time */
chip := phy layout.get chip(i*num channel + j)
/* FLP-Aware Request Over-commitment
(FARO) */
tag := get highest overlap depth(chip)
if tag = null then
/* there are tags which have same
overlap depth */
tag := get tag considering connectivity(chip)
mem vector := build memory request(tag)
commit mem requests(mem vector)
Algorithm 1: Sprinkle(host, queue, core) in NVMHC.
Note that necessary data movement initiations selectively
occur, and composed memory requests are scheduled
based on the physical layout information.
ity in order to identify the memory requests to over-commit
memory requests. During this scheduling step, Sprinkler
keeps watching whether we have new I/O request arrivals
and queue is full or not to maximize the fine grain out-of-
order execution potential as well as to relax parallelism de-
pendency.
Complexity. The memory space requirements to record the
required physical layout information (resource identifica-
tion) are negligible. Specifically, four bytes are sufficient
to store each piece of information, including chip, die and
plane indices, and we observed that a total of 256KB is suf-
ficient to cover all the workloads tested in Section 5. In ad-
dition, the computation in each iteration can be overlapped
with data movement between the host and the SSD. Note
that any other scheduler implemented in NVMHC would
have similar computation and space complexities to com-
pose/commit requests.
The Order of Output Data. NVMHC maintains an eight
byte memory request bitmap, which covers 128KB∼1MB
block size per queue entry. Each bit of this bitmap indi-
cates an issued memory request. When the flash controller
makes an upcall to inform a flash transaction completion, it
clears bits corresponding to the memory requests associated
with the transaction. The DMA engine brings back the data
from the beginning of the I/O request offset to the host us-
ing multiple payloads in an in-order fashion. Note that this
I/O completion process and bitmaps are required regardless
of type of the scheduling strategy implemented in NVMHC.
Hazard Control. Sprinkler only schedules I/O requests us-
ing tags, which means that the actual data for writes sit on
the host side buffer during the scheduling activity. There-
Total transfer
size (MB)
Numbers of
Instructions
Randomness
(%)
Transac
-tional
Read Write Read Write Read Write locality
cfs0 3607 1692 406 135 92.79 86.59 Low
cfs1 2955 1773 385 130 94.01 86.12 Medium
cfs2 2904 1845 384 135 94.28 85.95 Low
cfs3 3143 1649 387 132 93.97 86.7 High
cfs4 3600 1660 401 132 92.6 86.59 High
hm0 10445 21471 1417 2575 94.2 92.84 Medium
hm1 8670 567 580 28 98.29 98.59 Medium
msnfs0 1971 30519 41 1467 99.79 87.23 Low
msnfs1 17661 17722 121 2100 88.8 66.71 Low
msnfs2 92772 24835 9624 3003 98.13 99.97 High
msnfs3 5 2387 1 5 22.52 64.79 High
proj0 9407 151274 527 3697 92.05 79.31 Medium
proj1 786810 2496 2496 21142 82.34 96.88 Medium
proj2 1065308 176879 25641 3624 78.74 93.93 Low
proj3 19123 2754 2128 116 75.01 88.37 Medium
proj4 150604 1058 6369 95 84.39 95.52 Medium
Table 1: Classifying our traces in terms of data transfer
sizes, the number of I/O instructions, and randomness of the
issued reads and writes. The last column gives transactional
locality by statically analyzing the traces based on the chip
layout we simulated in cases where there is no limit for the
device-level queue size.
fore, in the read-after-write and write-after-write cases, a
host-side logical block adapter (or operating system) can
simply return or overwrite the data using its own buffer.
Because of this, in general, the standard storage-interface
protocols do not specify any rules on data integrity and con-
sistency management for request reordering. Nevertheless,
we manage the write-after-read case by serving the read
memory-requests first (only if the target contents of reads
are the same as the contents of writes in the plane-level)
when FARO considers overlap-depth and connectivity, and
serves I/Os without any reordering if there exists a force-
unit-access command request, used by an OS to manage the
integrity and consistency of the storage system.
5 Evaluation
5.1 Configuration
SSD and NAND flash. We evaluated Sprinkler using
a cycle-accurate SSD simulator with hardware-validated
multiple flash simulation model [19] that allows us vary
the number of flash chips, ranging from 64 flash chips (8
channels) to 1024 flash chips (32 channels). Each channel
works on ONFI 2.x, which is the most popular flash inter-
face specification in the SSD industry. Note that, consider-
ing slow write speed on flash memory array and power/cost
of devices, many vendors such as Micron, Fusion-IO and
OCZ employ ONFi 2.x, in stead of a 400MHz flash inter-
face, even for high-performance PCIe SSDs (e,g., Micron
P320H, Fusion-IO ioFX series, and OCZ RevoDrive se-
ries). For the flash microarchitecture configuration, each
flash chip employs two dies and four planes, and each die
consists of 8,192 blocks. 128 pages are put together as a
single block, and the unit size of each page is 2KB. Our
simulation framework can capture the intrinsic write (pro-
gramming) variation latency [10, 8, 19, 9] of Multi Level
Cell (MLC) NAND flash memory, varying from 200 µs
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Figure 10: VAS, PAS, SPK1, SPK2, and SPK3 performance comparison.
(slow page) to 2200 µs (fast page) [25] based on the ad-
dress of the page being accessed. In addition, read latency
is configured to be 20 µs. Note that these values represent a
state-of-the-art SSD and NAND flash package.
Schedulers. We evaluate five different I/O schedulers:
• VAS – Virtual address scheduler, using FIFO.
• PAS – Physical address scheduler, using extra flash
queues.
• SPK1 – Sprinkler, using only FARO.
• SPK2 – Sprinkler, using only RIOS.
• SPK3 – Sprinkler, using both FARO and RIOS.
For all the schedulers tested, we introduce a standard com-
mand queue, which allows storage devices to execute I/Os
in an out-of-order fashion [34]. In this evaluation, PAS is
implemented to support system-level, coarse grain, out-of-
order execution [27], which means that it can skip the busy
flash chips and commit the other memory requests to idle
chips.
Firmware. We implemented a pure page-level address
mapping FTL and a garbage collection strategy similar to
the one employed in [1]. Flash controllers manage flash
transactions following the open NAND flash interface spec-
ification [29].
Traces. We employ data center workloads [28] from public
trace repositories [33]. Our traces consist of corporate mail
file server (cfs), hardware monitor (hm), MSN file storage
server (msnfs), and project directory service (proj). The im-
portant characteristics of our traces are given in Table 1.
5.2 System Performance
Bandwidth. Figure 10a plots the I/O bandwidth for five
different I/O schedulers we implemented in NVMHC. One
can see from these results that Sprinkler generates better
throughput values than VAS and PAS. Specifically, SPK3
boosts the I/O bandwidth by at least 2.2 times, compared
to VAS. For all the workloads we tested, the throughput
improvement brought by SPK3 over VAS ranges between
42 MB/sec and 300 MB/sec. Further, as compared to PAS,
SPK3 provides 1.8 times better throughput. In this case, the
improvement ranges between 38MB/sec and 200MB/sec.
Our performance improvements are more pronouncedwhen
the I/O instruction addresses exhibit higher (potential)
transactional-locality (e.g., cfs3, cfs4, msnfs2∼3).
We also see that SPK3 improves throughput regardless
of how read or write intensive a workload is. As compared
to PAS, SPK1 occasionally hurts performance. This is be-
cause, even though FARO is capable of increasing FLP, it
cannot always secure enough memory requests to achieve
high FLP without RIOS’s help. In contrast, SPK2 always
outperforms VAS and PAS, and exhibits better performance
than SPK1 in most cases. This is because RIOS can build
and commit memory requests irrespective of the host level
information by employing a fine-grain, out-of-order execu-
tion strategy.
IOPS. Figure 10b gives the IOPS values achieved by dif-
ferent I/O schedulers. For cfs1, msnfs0∼1 and proj0∼1
workloads whose access patterns include mostly small ran-
dom requests, the achieved bandwidth improvement is not
dramatic, compared to other workloads. In these work-
loads, SPK2 and SPK3 improve overVAS and PAS by about
2x. In contrast, proj2 consists of large I/O requests, which
have low transactional-locality. As a result, most schedulers
provide low IOPS. Unlike the performance observed un-
der other workloads, SPK1 outperforms SPK2 in this case.
Even though the address accesses across requests exhibit
low transactional-locality, memory requests that belong to
a given I/O request have sequentiality to some extent. As
a result, in proj2, SPK2 can improve FLP without any help
from RIOS. Further, by combining RIOS and FARO, SPK3
shows better performance than any other scheduler in all
workloads. Even with proj2, SPK3 generates about 2x bet-
ter IOPS than PAS.
Latency and Queue Stall Time. Figures 10c and 10d
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(b) Intra-chip idleness.
Figure 11: Idleness analysis.
plot average SSD device-level latency and the device-level
queue stall time, respectively. In our evaluation, the device-
level latency means the response time per I/O request, not
per memory request or transaction, and the queue stall time
is normalized to that of VAS. SPK3 successfully reduces the
device-level latency from 59.1% to 92.3%, as compared to
VAS, for all the workloads tested. SPK1 provides worse la-
tency than PAS under certain workloads such as cfs3, proj0,
and proj1, since FARO itself cannot secure enough memory
requests and still has parallelism dependency problem with
such workloads. One can also observe that, all SPK sched-
ulers significantly reduce the queue stall time. In particular,
the queue stall time experienced with SPK3 is about 86%
less than that of VAS. The shorter queue stall time at the
device level increases opportunities for the host level mod-
ules to parallelize I/O accesses and reduce the number of
blocking I/O requests.
5.3 Device-Level Idleness
Inter-chip Idleness. Figure 11a shows inter-chip idleness
values under different scheduling strategies. Even though
PAS and SPK1 take advantage of the physical address space
exposure, they cannot reduce inter-chip idleness signifi-
cantly. The main reason behind this is the fact that they
cannot fully parallelize data accesses of incoming I/O re-
quests due to parallelism dependency. In contrast, SPK2
activates as many flash chips as possible by relaxing paral-
lelism dependency, which in turn significantly reduces the
inter-chip idleness. Specifically, compared to VAS, SPK3
improves inter-chip idleness by about 46.1%, on average.
Intra-chip Idleness. Intra-chip idleness (Figure 11b) paints
a different picture, compared to the inter-chip idleness.
Even though SPK1 suffers from parallelism dependency,
it is in a better position to compose high-FLP transactions
than SPK2. Thus, SPK1 reduces intra-chip idleness much
more than SPK2. SPK2 is able to reduce intra-chip idle-
ness slightly, although it does not build transactions with
high FLP in mind. This is because relaxed parallelism de-
pendency allows flash controllers to take more advantage
of die interleaving than PAS or VAS. SPK3, employing
both FARO and RIOS, performs worse than SPK1 because
it introduces, in some cases, more system-level contention
across the multiple memory requests composed by RIOS.
It should be noted however that, when both intra-chip and
inter-chip idleness are considered, SPK3 outperforms the
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Figure 12: Time series analysis for PAS and Sprinkler
(SPK3). SPK3 generates 80% and 64% shorter device-level
latency than VAS and PAS, respectively.
remaining schedulers tested.
5.4 Time Series Analysis
We now compare the device-level latencies experienced
by PAS and SPK3 against VAS, using three thousand I/O in-
structions from the beginning of msnfs1 (one of our traces).
Figure 12 clearly shows the superiority of SPK3 over PAS.
As shown in Figure 12a, PAS successfully reduces latency
of I/O requests, and provides, much more stable perfor-
mance, compared to VAS. This is because PAS schedules
memory requests using physical addresses, and the extra
queues employed for each flash chip allows course-grain
out-of-order execution. However, the latency improve-
ment brought by PAS is limited because 1) it does not
exploit FLP and 2) the memory request composition and
commitment when using PAS are not free from the par-
allelism dependency problem. In contrast, SPK3 provides
much shorter latency (which is even better than PAS) since
the over-committed memory requests are composed using
fewer flash transactions, and these memory requests are
served in parallel by multiple flash chips at the same time,
thanks to the relaxed parallelism dependency.
5.5 Execution Time Breakdown
Figure 13 gives a breakdown of the total execution time
into bus activate, bus contention, cell activate, and idle time
components. As shown in Figure 13a, PAS wastes large
amounts of time, clearly indicating that it suffers from the
low resource utilization problem, as it does not take into
account the flash microarchitecture characteristics. In con-
trast, SPK3 increases the memory cell active time by maxi-
mizing FLP as well as relaxing the parallelism dependency,
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Figure 13: Execution time breakdown. SPK3 eliminates
system level idleness by 40.5% (50.7%), compared to PAS
(VAS).
as shown in Figure 13b. Also, the bus contention time in-
creases in SPK3 as a result of increasing the amount of flash
memory cell activities in workloads whose fraction of reads
is larger than that of writes, such as cfs3, msnfs2, and proj2.
However, we still have spare time, which can be utilized to
execute I/O instructions, in all the workloads tested.
5.6 Parallelism Analysis
Figure 14 decomposes parallelism by four different lev-
els; NON-PAL captures the I/O requests that are served by
only SLP concurrency oriented strategies, such as chan-
nel stripping and pipelining; PAL1 represents the impact of
plane sharing when combined with the SLP concurrency
strategies; PAL2 indicates the impact of die interleaving
combined with the SLP concurrency schemes; and finally,
PAL3 captures the impact when die interleaving and plane
sharing are combined with SLP optimization strategies so
that I/O requests are fully served with the highest degree of
parallelism (4x higher performance than NON-PAL).While
VAS serves I/O requests with only PAL1, contributing to
1% ˜3% of the total execution, PAS improves parallelism by
exploiting the other levels of parallelism, as shown in Figure
14a. However, there is no PAL3 in PAS, and it still expe-
riences low FLP due to the parallelism dependency prob-
lem. SPK1 provides the best way of achieving high FLP,
but it has a lower system-level chip utilization (see Section
5.7). The degree of parallelism in SPK2 is better than that
of PAS; however, like PAS, SPK2 does not achieve high
levels of FLP. Lastly, the degree of parallelism obtained by
SPK3 is lower than that of SPK1, but it enjoys the benefits
of both SPK1 and SPK2 and makes parallelism more bal-
anced between SLP and FLP, thereby achieving high levels
of parallelism as well as high chip utilization.
5.7 Resource Utilization Analysis
Figure 15 plots the chip utilization results when varying
the transfer sizes from 4KB to 4MB, and varying the num-
ber of flash chips from 64 to 1024. In general, the chip
utilization of VAS keeps increasing as the transfer size in-
creases. However, in some cases where the length of the
request (the number of memory requests associated an I/O)
spans all chips, but not all the flash internals (512KB, 1MB,
2MB in 64 chips, 256 chips and 128 chips, respectively), the
utilization of VAS drops to some extent because it simply
strips an I/O request across multiple resources in a round-
robin fashion without taking into account the underlying
flash microarchitecture. However, as the data size keeps
continuing to increase, the chip utilization increases again.
This is because a larger I/O size covers more flash internals,
and this hleps to improve FLP.
Unlike VAS, our SPKs exhibit different utilization char-
acteristics. As shown in the figure, SPK1 can improve the
chip utilization by 16% only if incoming I/O request sizes
are large. This is because in this case it can secure enough
memory requests that belong to a single I/O request to com-
pose a high-FLP transaction. However, it does not work
well when request sizes are small, due to strong parallelism
dependency. In contrast, SPK2 shows better chip utiliza-
tion only when the data sizes of the incoming requests are
small. Even tough SPK2 can capitalize on internal resource
concurrency by relaxing parallelism dependency, it suffers
from the system-level resource contention. Lastly, SPK3
shows excellent and sustainable chip utilization. In this
case, FARO consumes as many memory requests as possi-
ble which are generated by RIOS. Specifically, overall chip
utilizations with 64, 256, and 1024 chips are 71.2%, 61.5%,
and 44.9%, respectively, while the corresponding utilization
values for VAS are 37%, 21.2%, and 13.9%, in that order.
5.8 Memory Transaction Reduction Rate
As shown in Figure 16, the over-commitment strategy
employed by FARO has a great impact on reducing the
number of transactions at a chip level. In contrast, the trans-
action reduction success of SPK2 is not very high, and gets
even worse as the number of flash chips increases. This is
because SPK2 parallelizes data access among system-level
resources, which leads to low transactional-locality. There-
fore, the flash controller could not secure enough memory
requests to coalesce them into a single transaction. SPK3
generates better data reduction rate (50.2% on average) than
SPK2 and enjoys better SLP than SPK1 by employing both
FARO and RIOS.
5.9 Migration and Re-addressing Call-
back Impacts
Since garbage collection (GC) is one of the most time
consuming tasks, and is one of the most frequently-
occurring activities during live data migration, we next
stressed VAS, PAS, and SPK3 by artificially introducing a
very high number of GCs. In this experiment, VAS and
PAS have no readdressing callback. We prepared pristine-
state SSDs for non-GC evaluation and fragmented SSDs for
GC evaluation, which were filled by 95% with 1 MB ran-
dom writes (just before the GC begins). As shown in Figure
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Figure 14: Flash-level parallelism breakdown. While SPK1 (FARO only) maximizes FLP, SPK3 (FARO+RIOS) carefully
balances parallelism between SLP and FLP.
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Figure 15: Chip utilization analysis. SPK3 outperforms other schedulers, irrespective of data transfer size and SSD internal
configuration.
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Figure 16: Flash transaction reduction rates. SPK3 reduces
the number flash transactions by about 50.2% than VAS.
17, all the schedulers tested suffer from performance degra-
dation once the underlying FTL starts performing garbage
collections.
SPK3 exhibits 33% ∼ 78% performance degradation
while VAS experiences 11 ∼ 28% performance degrada-
tion. The main reason behind this performance degradation
of SPK3 is that manymemory requests are stalled at the sys-
tem level due to the extra read and write activities, caused
by GCs. In other words, relaxing parallelism dependency
and achieving high transaction-locality are difficult because
of GCs. However, SPK3’s performance with GCs is still
much better than PAS and VAS because it successfully se-
cures new information through readdressing callback after
following the GC. As a result, SPK is able to spread the re-
maining memory requests over multiple resources and coa-
lesce them again.
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Figure 17: Garbage collection and readdressing impact.
SPK3 generates about 2x% better performance than VAS
(and PAS as well) by efficiently updating the physical lay-
out via readdressing callback.
6 Related Work and Discussion
DRAM controller. Balancing timing constraints, fairness
and different dimension of physical parallelism has long
been a problem addressed by DRAM based memory con-
trollers [24, 23, 32, 26, 6, 11, 37, 15, 37]. SSDs however
have sharp differences in device characteristics, form fac-
tor (which leads diverse architecture configurations), asym-
metric latencies, diverse commands and interface protocols.
Consequently, these differences lead to separate research di-
rections and needs for request scheduling and memory con-
troller design.
Parallelism. Prior studies recognize the need to ex-
ploit parallelism in flash-based SSDs [4, 5] and propose
concurrency-centric methods [7, 1, 21]. For exploiting dif-
13
ferent levels of internal parallelism, different page allo-
cation strategies [36, 13, 16] have also been investigated.
Even though all these studies demonstrate significant per-
formance improvements and better parallelism over more
serial alternatives, concurrency methods and page alloca-
tion strategies are typically fixed at the SSD design time,
and thus they are not in a position to take advantage of par-
allelism through I/O request scheduling.
Request scheduling. In [30, 16], the authors attempt to un-
cover the specific resource contention that occurs in SSDs,
the areas where parallelism is far below optimal, and present
a dynamic request rescheduling scheme to improve perfor-
mance. However, they fail to account for the reality that the
addresses that correspond to requests that they “reschedule”
are virtual.
Out-of-oder execution. Ozone [27] and PAQ [20] dynam-
ically schedule I/O requests based on physical addresses.
Ozone does not wait for the request that create conflicts
at the system level, and serves other request in an out-
of-oder fashion. However, Ozone does not consider flash
microarchitecture and corresponding FLP. Further, it re-
quires a hardware-assisted preprocessor, a postprocessor,
extra queues, and a reservation station to exploit physical
address. In contrast, PAQ is a software-driven dynamic
scheduler, which avoids resource conflicts and improves
parallelism. PAQ executes multiple transactions in an out-
of-order fashion by being aware of SLP and plane-level par-
allelism. Note that, even though PAQ considers resource
conflicts, it is limited to handle only read requests.
Native command queue (NCQ). Recall that, unlike
DRAM memory requests, an SSD I/O request consists
of multiple page-level memory requests whose size varies
based on host-side application characteristics. Conse-
quently, even though a device-level queue (such as na-
tive command queue and tagged command queue) allows
VAS/PAS to reorder incoming I/O requests in an out-of-
oder fashion, it is difficult to construct a transaction with
high FLP by coalescing memory requests that are scattered
across multiple I/O requests.
At a high level, all the studies mentioned in this section
ignore internal resource utilization and architectural chal-
lenges exhibited by state-of-the-art many-chip SSDs.
7 Conclusions
In this paper, we propose Sprinkler, a novel device-level
SSD controller, which targets maximizing resource utiliza-
tion and achieving high performance. Specifically, Sprin-
kler relaxes parallelism dependency by scheduling I/O re-
quests based on internal resource layout, instead of the order
imposed by the device-level queue. Our extensive exper-
imental evaluation using a cycle-accurate SSD simulation
model shows that a many-chip SSD equipped with Sprin-
kler provides at least 56.6% shorter latency and 1.8 ∼ 2.2
times better throughput than the modern SSD controllers.
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